**In this project, we build an instruction-level timing error prediction model for a 5-stage pipelined ALPHA processor which supports timing speculation. This model predicts that an instruction has timing error given the information of instruction sequence and data usage.**

**References**


**Conclusions & Future Direction**

Both J48 Decision Tree and Multilayer Perceptron algorithm are good to use to build models to predict timing errors. Each algorithm has its own advantages and disadvantages.

This timing error prediction model can be used either to improve the overall performance of a program or to study interesting characteristics of timing errors.

**Website**

All resources are available at http://users.eecs.northwestern.edu/~yfw492/eecs349/.

---

**Abstract**

In this project, we build an instruction-level timing error prediction model for a 5-stage pipelined ALPHA processor which supports timing speculation. This model predicts that an instruction has timing error given the information of instruction sequence and data usage.

**Introduction**

Timing error is defined as a violation in circuit-level timing constraints during program execution. In traditional processors, timing error may cause catastrophic system failure. Processors which support timing speculation are augmented with timing-error detection and correction techniques so that they are able to recover from timing errors.

However, the recovery cost is very high. Also, based on some existing work, for a specific processor, timing error is a strong function of programs. Therefore, an effective timing-error prediction model can be built based on the information of how the programs are executed on the processor. Then, the compiler can apply this model to generate codes that have lower probability of producing timing errors by using instruction scheduling and instruction selection. Moreover, if the model is implemented in the hardware, it can predict timing error at run-time. With some padding techniques, it can avoid the full recovery cost due to timing errors.

In this project, we use machine learning algorithms to build an instruction-level timing error prediction model for a 5-stage pipelined ALPHA processor which supports timing speculation. This model predicts that an instruction has timing error given the information of instruction sequence and data usage.

**Learning Process**

**Dataset**

We use ten instruction-level test programs to build ten test sets. In each set, we pick nine programs for training and the other one for testing.

Each instance in the training and testing sets consists of several parts, including the current instruction and (N-1) preceding instructions. N is defined as the instruction window size which means the number of instructions affect that if the current instruction produces a timing error. For operand data used in each instruction, we use both number and bits representation.

**Learning Algorithms**

* J48 Decision Tree
* Multilayer Perceptron

**Software Packages**

* Synopsys tools
* WEKA software packages

**Results & Analysis**

- J48 Decision Tree is slightly better. Building a model using Multilayer Perceptron takes much longer.
- Instruction Window Size of 2 overperforms others.
- The left figure shows the results of using 10-fold cross validation on the training set and validating using the testing set.
- Multilayer perceptron algorithm has less overfitting problem in our case.
- The left figure has 10% error rate in the test program, while the right one has 20%.
- This proves that when the rates change from 10% to 20%, a large portion of errors are caused by the values used in the program.