Inversed Temperature Dependence Aware Clock Skew Scheduling for Sequential Circuits

Jieyi Long and Seda Ogrenci Memik
Dept. of EECS, Northwestern Univ., Evanston, IL 60208
{jlo198, seda}@eecs.northwestern.edu

Abstract — We present an Inversed Temperature Dependence (ITD) aware clock skew scheduling framework. Specifically, we demonstrate how our framework can assist dual-Vth assignment in preventing timing violations arising due to ITD effect. We formulate the ITD aware synthesis problem and prove that it is NP-Hard. Then, we propose an algorithm for synergistic temperature aware clock skew scheduling and dual-Vth assignment. Experiments on ISCAS89 benchmarks reveal that several circuits synthesized by the traditional high-temperature corner based flow with a commercial tool exhibit timing violations in the low temperature range while all circuits generated using our methodology for the same timing constraints have guaranteed timing.

I. INTRODUCTION

With the shrinking of feature sizes and increasing integration density, leakage power consumption has become a major concern. Dual-Vth synthesis is one of the approaches for reducing leakage power. In a typical dual-Vth design flow, circuits are synthesized at the high-temperature corner, as it is generally assumed that cell delay depends positively on temperature. At newer technologies this assumption becomes invalid. Under nominal supply voltages, delay of high-Vth cells might decrease with rising temperature [1-4]. As a result, at low temperature levels, paths containing high-Vth cells might exhibit longer delay and violate the timing constraint. This phenomenon, known as the Inversed Temperature Dependence (ITD), poses threats for the corner based dual-Vth synthesis flow.

A plausible way to meet timing constraints in the presence of ITD is to add timing margins. Vth assignment can be done at high temperature under an overly constrained clock period. However, determining a robust yet not too pessimistic margin is challenging [3]. In this work, we instead view temperature as a dimension of timing optimization and temperature dependent timing slack as manageable resources. We propose to perform ITD aware clock skew scheduling during dual-Vth assignment to ensure timing correctness. Clock skew scheduling is a well known technique. However, traditional approaches define a static distribution of slacks among combinational logic stages. After dual-Vth synthesis, different combinational logic stages will be composed of different types of cells. Thus, they can exhibit different delay-temperature dependencies due to ITD. Hence, the temperature dependent timing slacks can be utilized more effectively if they can flow across the registers according to the actual need of different combinational logic stages as temperature fluctuates.

Circuit designs that adapt their slack dynamically has been studied [5, 6]. In a particular implementation [5] adaptive skew buffers were used, which adjust their delays proportional to temperature and redistribute slacks within sequential circuits. However, it was assumed that the delays of the combinational logic blocks always increase with rising temperature and hence, the ITD effect is not addressed. Despite this limitation, the basic concept of adaptive skew buffers provides a useful starting point towards coupling temperature with clock skew generation in presence of ITD.

Motivated by this observation, we propose to perform synergistic ITD aware clock skew scheduling and dual-Vth assignment to dynamically redistribute timing slacks globally within a sequential circuit to guarantee timing correctness. Experimental results on various benchmarks confirm that our technique can ensure timing closure. While the corner based flow using a commercial dual-Vth design tool can generate circuits exhibiting timing violations in low temperature range, our flow produces circuits with guaranteed timing. In terms of leakage power, our flow is at least as good as the corner based flow in most of the cases. Moreover, compared to a margin based synthesis flow which can eliminate the timing violations in most cases, our flow is superior in terms of leakage power reduction. The leakage power saving can be as large as 44.28% and 14.60% on average in comparison to the margin based flow.

The remainder of the paper is organized as follows. Section II provides an overview of related work. In Section III, we elaborate on the implications of the ITD on synthesis. Section IV formulates the ITD aware synthesis problem and proves the problem is NP-Hard. Section V describes our proposed synthesis framework. Experimental evaluation of our proposed methodology is presented in Section VI.

II. RELATED WORK

Park et al. conducted one of the earliest studies on the ITD effect in low voltage devices [2]. Dasdan et al. considered ITD during static timing analysis and pointed out that the delay of a path can be a non-monotonic function of temperature [7]. Wu et al. investigated the impact of ITD on timing sign-off [3].

Calicera et al. proposed the first treatment for the problem of combinational logic synthesis considering the ITD effect [1, 4]. A path based Vth assignment is proposed to make the design insensitive to temperature fluctuations. Our methodology is different from their approach in many aspects. Firstly, while the timing correctness of the circuits generated by their approach relies largely on an empirically parameter α (the target clock period is scaled by α) [4], our methodology provides timing guarantees for the synthesized designs across the target temperature range. Secondly, besides Vth assignment, our framework leverages temperature aware clock skews to further reduce leakage power. Finally, while their technique is limited to combinational circuits, our approach handles sequential logic as well.

Temperature can be viewed as a generic source of timing variability. In principle, existing timing variation aware Vth assignment techniques could be applied to handle ITD [8, 9]. However, most of these works assume a simple analytical delay-Vth model. Several important factors, such as the dependence of delay on input signal slope and the relation between gate input capacitance and Vth are not captured. Unlike these approaches, we have used an industrial cell delay model that accounts for these factors.

Recently, Ni et al. showed that clock skew can be exploited for leakage power reduction [10]. However, cell delay variation induced by temperature fluctuation is not considered in their approach. Without considering the ITD effect, clock skew scheduling might lead to timing violations at the lower temperature range.

III. IMPLICATIONS OF ITD ON DUAL-Vth ASSIGNMENT

Let us first illustrate how corner based Vth assignment can result in an incorrect design due to ITD. Figure 1 shows a simple circuit and the delay specifications of high-low-Vth alternatives for the circuit elements. The target period is 0.5 ns. Note that high-Vth cells exhibit an inverse pattern, i.e., their delays decrease as temperature increases. If we synthesize this circuit at 125°C, we might assign low-Vth to the register and high-Vth to the inverter. While this satisfies the clock period constraint at 125°C, it fails at 25°C. Re-synthesizing the circuit using parameters at 25°C might result in assigning the register

This work was supported by the National Science Foundation under Grant No. CNS-0546305
setup/hold constraints must be satisfied. Denoting the set of registers by \( R \), the setup/hold constraints can be written as:

\[
S(r, \theta): \quad A_{T}(\theta) \leq x_{r}(\theta) + T_{cp} - s_{r}(\theta) \quad \forall r \in R
\]

\[
H(r, \theta): \quad a_{T}(\theta) \leq x_{r}(\theta) + h_{r}(\theta) \quad \forall r \in R
\]

where \( A_{T}(\theta) \) and \( a_{T}(\theta) \) represent the latest and earliest arrival time at the data input node \( d \) of register \( r \) at temperature \( \theta \), respectively. \( x_{r}(\theta) \) is the clock signal arrival time expressed as a linear function of temperature (as shown in Equation (1)). \( s_{r}(\theta) \) and \( h_{r}(\theta) \) denote the setup and hold time. For each node \( v \) in the circuit, we have the following constraints on the latest/earliest arrival times:

\[
A(u, v, \theta): \quad A_{T}(\theta) \geq A_{T}(\theta) + \delta_{u\theta}(\theta) \quad \forall (u, v) \in TArc
\]

\[
a(u, v, \theta): \quad a_{T}(\theta) \geq a_{T}(\theta) + \delta_{u\theta}(\theta) \quad \forall (u, v) \in TArc
\]

where \( TArc \) is the set of timing arcs in the circuit and \( \delta_{u\theta}(\theta) \) is the delay of the timing arc \((u, v)\). Constraint sets (2-5) in fact contain infinitely many constraints, as the temperature can vary continuously. However, within a sufficiently small temperature range \([\theta_{l}, \theta_{r}]\), the delay of a timing arc can be assumed to be linearly depending on temperature. We thus have the following lemma which reduces the constraints to a finite number (the proof is omitted due to page limit).

**Lemma 1.** Given a sufficiently small temperature range \([\theta_{l}, \theta_{r}]\), the timing constraints of a given circuit are satisfied across \([\theta_{l}, \theta_{r}]\), if and only if they are satisfied at \( \theta_{l} \) and \( \theta_{r} \).

### IV. Formulation and Hardness of the Problem

In the following, “temperature aware clock skew scheduling” refers to the configurations (i.e., the \( x_{r}^{\theta} \) and \( k_{r} \) values in Equation (1)) of the combined skew buffers in the design.

**Problem 1 (ITD Aware Synergistic Clock Skew Scheduling and Dual-V\textsubscript{th} Assignment).** Given the gate-level netlist, target clock period \( T_{cp} \), and a dual-V\textsubscript{th} standard cell library specifying the delays and output slew as functions of input slew, load capacitance, and temperature, determine whether there exists a temperature aware clock skew schedule and a mapping of gates to cells, such that the timing is met across the target temperature range \([\theta_{min}, \theta_{max}]\).

**Problem 2 (ITD Aware Leakage Optimization).** Given the same conditions as in Problem 1, determine the temperature aware clock skew schedule and cell mapping achieving the minimal amount of leakage power consumption.

**Theorem 1.** Problem 1 and Problem 2 are both NP-Hard for both combinational and sequential logic.

**Proof:** Problem 1 is a special case of Problem 2. Moreover combinational logic is a special case of sequential logic. Hence, we only need to prove the NP-Hardness of Problem 1 for combinational logic. We will prove the hardness by transforming NP-Complete Problem PARTITION [12] to Problem 1. Given a finite set \( A = \{\alpha_{1}, \alpha_{2}, \ldots, \alpha_{n}\} \), Problem PARTITION asks for a subset \( A' \subseteq A \), such that

\[
\sum_{\alpha_{i} \in A'} \alpha_{i} = \sum_{\alpha_{j} \notin A'} \alpha_{j}
\]

Given an instance of PARTITION, we construct a simple circuit depicted in Figure 4 with target clock period \( T_{cp} \).

\[
T_{cp} = \frac{1}{2} \sum_{\alpha_{i} \in A} \alpha_{i}
\]

We also construct a dual-V\textsubscript{th} cell library where the available alternatives for the \( i\)-th \((i = 1)-\)input OR gate in the chain are limited to one high-V\textsubscript{th} cell and one low-V\textsubscript{th} cell. The delays of different OR cells at \( \theta_{min} \) and \( \theta_{max} \) are given in Figure 4. Within \([\theta_{min}, \theta_{max}]\), the delay of any cell depends linearly on temperature. We need to show that there is a partition satisfying Equation (6) if and only if there is a cell mapping achieving \( T_{cp} \). If a legal mapping exists, in polynomial complexity.

![Figure 4. Simple circuit assisting the hardness proof.](image)
time we can construct a set $A' = \{a_i\}$ the $i$th gate is mapped to a high-$V_{th}$ cell. Let us denote the set of high-$V_{th}$ and low-$V_{th}$ gates by $G_h$ and $G_l$, the delay of gate $g$ at temperature $\theta$ by $\delta_g(\theta)$. Since the timing constraints must be satisfied at $\theta_{\text{min}}$ and $\theta_{\text{max}}$, we have

$$\begin{align*}
\text{At } \theta_{\text{min}}: \quad & \sum_{a \in A} \delta_a(\theta_{\text{min}}) = \sum_{a \in A} \alpha_a - T_{cp} = \frac{1}{2} \sum_{a \in A} \alpha_a, \\
\text{At } \theta_{\text{max}}: & \quad \sum_{a \in A} \delta_a(\theta_{\text{max}}) = \sum_{a \in A} \alpha_a + T_{cp} = \frac{1}{2} \sum_{a \in A} \alpha_a,
\end{align*}$$

which means that the sum of the integers in set $A'$ must be equal to the sum of those in $A'$. On the other hand, if there exists a subset $A'$ satisfying Equation (6), we will map the $D$ gate in the chain to a high-$V_{th}$ cell if and only if $a \in A'$. Since Equation (6) is satisfied, according to Inequalities (8) and (9), the setup constraint is met at both $\theta_{\text{min}}$ and $\theta_{\text{max}}$. In addition, as the delay of each cell depends linearly on temperature, according to Lemma 1, the timing constraints are satisfied across $[\theta_{\text{min}}, \theta_{\text{max}}]$. \[\blacksquare\]

Note that without the ITD effect, for combinational circuits, determining whether there is a cell mapping achieving a given $T_{cp}$ is polynomial time solvable since we only need to map each gate to the fastest available cell at $\theta_{\text{max}}$ and examine whether the critical path delay is more than $T_{cp}$. This observation indicates that the ITD effect increases the complexity of the synthesis problem.

V. ITD AWARE FRAMEWORK

As Problem 2 contains Problem 1 as a special case, we will focus on the ITD aware leak power optimization problem. To solve it, we need to determine the clock skew schedule and cell mapping. Cell mapping involves gate sizing and $V_{th}$ assignment. As sizing of the gates is not directly related to the ITD effect, we decide to focus on $V_{th}$ assignment only. In the following, we first present an iterative algorithm for synergistic clock skew scheduling and $V_{th}$ assignment.

Our algorithm processes the given sequential circuit in a "waving forward" manner (see Figure 5). In each iteration, we determine the clock skew schedule and $V_{th}$ assignment of the gates in the current "wave front" by solving a relaxed Mixed-Integer Linear Programming (MILP) formulation. Figure 6 provides the pseudo code of the algorithm. In the beginning, it constructs a graph representation of the circuit (Line 2). Gates/registers are mapped to the gates on "wave front". The "wave front", denoted as $WF$ in the pseudo code, consists of the vertices whose in-degree in the remaining DAG is zero (Line 5). Figure 5 depicts an example of a wave front.

In order to determine whether a gate on the wave front can be assigned to high-$V_{th}$, we need to evaluate the increase in arrival time at other nodes in the circuit if this gate was assigned to high-$V_{th}$. Raising $V_{th}$ increases the delay of the timing arcs of that gate. Furthermore, the output slew of the gate increases, which impacts its fan-out. To estimate the increase in arrival time at the other nodes, we propagate the output slew in the downstream tree rooted at this gate. The maximal increase in arrival time at the nodes is used as the upper bound. On the other hand, the increase in the intrinsic delay of the gate can be used as a lower bound.

The above discussion reveals the rationale behind the idea of "waving forward". Changing the threshold voltage of a gate impacts the slew of its output signal. Hence, if we consider simultaneous $V_{th}$ assignment of a gate and its downstream gates, we have to account for the changes in the slew of the signals and the threshold voltages in order to determine the propagation delay of each gate. This would result in a highly complex set of relationships. A simplified yet effective solution is to consider simultaneous $V_{th}$ assignment for the set of gates lying on the same wave front only. Gates along the same wave front are guaranteed not to affect other’s slew, hence, decisions regarding them can be made simultaneously.

For each gate on the wave front, we introduce a binary decision variable $\mu$ to represent the $V_{th}$ assignment. $\mu$ is set to 1 if the gate driving node $v$ is assigned to high-$V_{th}$, otherwise. The upper and lower bound of the increase (as a result of this assignment) in arrival times at node $v$ are denoted by $\Delta_{\text{UP}}(\theta)$ and $\Delta_{\text{LO}}(\theta)$, respectively. The arrival time constraints for timing arcs belonging to the gates in the current wave front then become

$$A'((u, v, \theta); \Delta_{\text{UP}}(\theta) = \Delta_{\text{LO}}(\theta) + \mu - \Delta_{\text{LO}}(\theta). \forall (u, v) \in WF),$$

$$\mu(u, v, \theta) = \mu(u, v, \theta) \leq \sum_{a \in A} \alpha_a - T_{cp} = \frac{1}{2} \sum_{a \in A} \alpha_a,$$

$$\mu(u, v, \theta) = \mu(u, v, \theta) = \frac{1}{2} \sum_{a \in A} \alpha_a.$$

The $V_{th}$ assignment of the gates in the wave front and the clock skew schedule, which yields the minimal amount of leakage power, can be then found by solving the following MILP (Line 9) (note that for sake of brevity in the presentation we consolidated the satisfaction of several constraints into a single logical AND "\&" expression. This is meant only for ease of presentation.)

$$\begin{align*}
& \min \sum_{a \in A} \mu_a \cdot \Delta_{\text{LO}}(\theta_{\text{max}}) + (1 - \mu_a) \cdot \Delta_{\text{LO}}(\theta_{\text{max}}) \\
& \text{s.t.} \quad A'((u, v, \theta); \Delta_{\text{UP}}(\theta) \leq \Delta_{\text{LO}}(\theta) + \mu - \Delta_{\text{LO}}(\theta). \forall (u, v) \in WF), \\
& \mu(u, v, \theta) = \mu(u, v, \theta) \leq \sum_{a \in A} \alpha_a - T_{cp} = \frac{1}{2} \sum_{a \in A} \alpha_a, \\
& \mu(u, v, \theta) = \mu(u, v, \theta) = \frac{1}{2} \sum_{a \in A} \alpha_a, \\
& \theta = \theta_{\text{min}}, \theta_{\text{max}}.
\end{align*}$$

The cost function of the MILP is the leakage power of the gates in the current wave front at the maximum temperature. The variables of the MILP include the 0-1 decision variables $\mu_a$ and the real-value configuration parameters of the combined skew buffers ($x^0$) and ($k_a$). The MILP incorporates constraints bounding the increase in...
TABLE I. Experimental results of the three different flows.

<table>
<thead>
<tr>
<th>Bench</th>
<th>Target Toff (ns)</th>
<th>Traditional Flow (TF)</th>
<th>Margin Based Flow (MF)</th>
<th>Our Flow</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Pass/ Fail</td>
<td>TFs (ns)</td>
<td>Td (ns)</td>
<td>Pe (watt)</td>
</tr>
<tr>
<td>s298</td>
<td>0.4300</td>
<td>Fail</td>
<td>0.4327</td>
<td>0.2888</td>
</tr>
<tr>
<td>s349</td>
<td>0.4200</td>
<td>Fail</td>
<td>0.4300</td>
<td>0.4179</td>
</tr>
<tr>
<td>s444</td>
<td>0.4150</td>
<td>Fail</td>
<td>0.4190</td>
<td>0.4129</td>
</tr>
<tr>
<td>s526</td>
<td>0.4250</td>
<td>Fail</td>
<td>0.4223</td>
<td>0.4229</td>
</tr>
<tr>
<td>s538</td>
<td>1.2000</td>
<td>Fail</td>
<td>1.2092</td>
<td>1.0945</td>
</tr>
<tr>
<td>s553</td>
<td>0.5300</td>
<td>Fail</td>
<td>0.5066</td>
<td>0.5274</td>
</tr>
<tr>
<td>s1238</td>
<td>1.1200</td>
<td>Fail</td>
<td>1.1920</td>
<td>1.1144</td>
</tr>
<tr>
<td>s1488</td>
<td>0.9050</td>
<td>Fail</td>
<td>0.9479</td>
<td>0.9005</td>
</tr>
<tr>
<td>s9234</td>
<td>1.0750</td>
<td>Fail</td>
<td>1.1238</td>
<td>1.0696</td>
</tr>
<tr>
<td>s13850</td>
<td>1.3900</td>
<td>Fail</td>
<td>1.4548</td>
<td>1.3831</td>
</tr>
<tr>
<td>s35932</td>
<td>0.5350</td>
<td>Fail</td>
<td>0.5643</td>
<td>0.5323</td>
</tr>
</tbody>
</table>

*avg* 14.60%

arrival times (inequalities (10 and 11) applied), the constraints (2-5) presented in Section III.C, and the delay-temperature relationship of the combined skew buffers (Equation (1)). Besides, according to Lemma 1, only the temperatures θ1, θ2, …, θk need to be taken into account to guarantee timing across the target temperature range.

In general, MILP formulations are difficult to solve. In order to reduce the runtime, we relax the binary variables {µi} to be continuous within range [0, 1] (Line 9). Then, we round all the fractional µi values down to zero (Line 10). Note that this might lead to a slight increase in the delay of the circuit. To avoid this increase, we assign the Vth of each cell to the point where the current flow on the cell is the same as the point of the relaxed-ILP (Line 10).

At the end of each iteration we push the wave front forward by deleting the vertices in set WF from the DAG (Line 11). The main loop continues until all the gates are processed.

VI. IMPLEMENTATION AND RESULTS

A. Implementation and Experimental Setup

We implemented our proposed technique using C++. Static timing and power analyzers have been integrated into our experimental workflow. To solve the relaxed-MILP formulations, we embedded the ILOG CPLEX 10.1 C++ library into our programs. Note that in previous sections we did not differentiate cell rise delay from fall delay for simplicity. However, to be in line with industrial practices, they were treated separately in our implementation. We conducted experiments on sequential circuits from the ISCAS89 benchmark suite.

In our experiment, we first synthesized the benchmarks onto the TSMC 65nm dual-Vth standard cell library using Synopsys Design Compiler. We then fed the generated netlists into our framework to perform synergistic clock skew scheduling and Vth assignment, as well as timing/power evaluation. 25°C and 125°C were used as the sampling temperatures. We compared our framework against the traditional flow (TF), which performs synthesis at high-temperature corner (i.e., the synthesizer takes the delay of each cell at the maximum allowable temperature). We also compared our framework with the margin based flow (MF), which also synthesizes the circuits at high temperature corner, but places a 5% margin on the clock period. We carried out experiments for these two flows using Synopsys Design Compiler with the 65nm dual-Vth TSMC standard cell library, enabling the leakage power optimization feature.

B. Experimental Results

TABLE I presents the experimental results. The column “Target Toff” gives the target clock period for each benchmark. For each synthesis flow, the table reports the minimal allowable clock periods Toff at 25°C and 125°C, and leakage power of the synthesized circuits at 125°C. The column “Pass/Fail” indicates whether the synthesis circuit meets the timing constraints across the target temperature range. We also calculated the improvements of leakage power of our flow over the margin based flow, which is listed in column “Impr. vs. MF”. The last column provides the runtime of our synergistic Vth assignment and skew scheduling algorithm.

We first examine the results for the traditional flow. Except for s526, each of them exhibits the improved delay pattern. For instance, the minimum allowable clock periods of benchmark s953 are 0.5606ns and 0.5274ns at 25°C and 125°C, respectively. Although these designs meet the timing constraints at 125°C, they fail at 25°C.

Compared to the traditional flow, margin based strategy reduces the ITD induced timing error. However, there is still one benchmark (s1238) failing at 25°C. For the rest of the benchmarks, the difference between the target and the minimal allowable clock period varies. This clearly indicates that there is no optimal margin common to all designs. In fact, the proper margin depends on both the structure of the specific design and the properties of the cells in the library.

In contrast, our synthesis framework preserves the timing correctness of each benchmark at both extreme temperatures. Furthermore, the margin based strategy eliminates the temperature induced timing error at the expense of leakage power. This is because overly constraining the clock period forces Design Compiler to place more low-Vth cells in the design than necessary. Compared to the margin based flow, our framework can reduce the leakage power by as much as 44.28%, and by 14.60% on average.

It is noticeable that our synthesis framework generates designs with critical path delays that are more balanced at two temperature extremes. Compared to the other two flows, the difference between the minimal allowable clock periods at 25°C and 125°C are much smaller in general. This confirms our claim that our synthesis framework exploits the temperature dependent slack and turns them into leakage power savings in a more efficient manner.

The runtime of our algorithm is also quite reasonable. The smaller benchmarks (containing approximately 10K gates), the algorithm terminates in about 4 minutes.

REFERENCES


